





Name	Register Number	Usage	Preserve on call?		
\$zero	0	constant 0 (hardware)	n.a.		
\$at	1	reserved for assembler	n.a.		
\$v0 - \$v1	2-3	returned values	no		
\$a0 - \$a3	4-7	arguments	yes		
\$t0 - \$t7	8-15	temporaries	no		
\$s0 - \$s7	16-23	saved values	yes		
\$t8 - \$t9	24-25	temporaries	no		
\$gp	28	global pointer	yes		
\$sp	29	stack pointer	yes		
\$fp	30	frame pointer	yes		
\$ra	31	return addr (hardware)	yes		





Instruction name	Mnei	nonic	Format	Encoding							
Add			R	010	rs	rt	rd	0 ₁₀	321		
Add Unsigned		U	R	010	rs	rt	rd	010	33 ₁		
Subtract	SUB		R	010	rs	rt	rd	010	341		
Subtract Unsigned	SUB	J	R	010	rs	rt	rd	010	35 ₁		
And	AND		R	010	rs	rt	rd	010	361		
Or	OR		R	010	rs	rt	rd	010	371		
Exclusive Or	XOR		R	010	rs	rt	rd	010	38 ₁		
Nor	NOR		R	0 ₁₀	rs	rt	rd	010	39 ₁		
Set on Less Than	SLT		R	0 ₁₀	rs	rt	rd	010	421		
Set on Less Than Unsigned	SLTU	J	R	0 ₁₀	rs	rt	rd	010	43 ₁		
Instruction name	Mnemonic	Form	nat	t Encoding							
Shift Left Logical	SLL	R		0 ₁₀	0 ₁₀	rt	rd	ra	0 ₁₀		
Shift Right Logical	SRL	R		0 ₁₀	0 ₁₀	rt	rd	sa	2 ₁₀		
Shift Right Arithmetic	SRA	R		0 ₁₀	0 ₁₀	rt	rd	sa	3 ₁₀		
Shift Left Logical Variable	SLLV	R		0 ₁₀	rs	rt	rd	0 ₁₀	410		
Shift Right Logical Variable	SRLV	R		010	rs	rt	rd	010	6 ₁₀		
Shift Right Arithmetic Variable	SRAV	B		0.0	rs	rt	rd	0.0	7.0		

Instruction name	Mnemonic	Forma	Format			Encoding						
Move from HI	MFHI	R	010		0 ₁₀	0 ₁₀	rd	0	10	16 ₁₀		
Move to HI	MTHI	R	010		rs	0 ₁₀	0 ₁₀	0	10	17 ₁₀		
Move from LO	MFLO	R	010		0 ₁₀	0 ₁₀	rd	0	10	18 ₁₀		
Move to LO	MTLO	R	010		rs	0 ₁₀	010	0	10	19 ₁₀		
Multiply	MULT	R	010		rs	rt	0 ₁₀	0	10	24 ₁₀		
Multiply Unsigned	MULTU	R	010		rs	rt	0 ₁₀	0	10	25 ₁₀		
Divide	DIV	R	010		rs	rt	0 ₁₀	0	10	26 ₁₀		
Divide Unsigned	DIVU	R	010		rs	rt	0 ₁₀	0	10	27 ₁₀		
Instruct	ion name		Mnemonic	Format	:		Enco	oding				
Jump Register			JR	R	010	rs	010	010	010	810		
Jump and Link Register		JALR	R	010	rs	010	rd	010	9 ₁₀			



51									
				0				in a dista	
Add Immediate	ADDI			8	10	rs	ra	Immediate	
Add Immediate Unsigned	ADDIU			9	10	\$s	\$d	immediate	
Set on Less Than Immediate	SLTI		1	10	10	\$s	\$d	immediate	
Set on Less Than Immediate Unsigned	SLTIU		1	11	10	\$s	\$d	immediate	
And Immediate	ANDI		I.	12	10	\$s	\$d	immediate	
Or Immediate	ORI		I.	13	10	\$s	\$d	immediate	
Exclusive Or Immediate	XORI		I.	14	10	\$s	\$d	immediate	
Load Upper Immediate	LUI		I	15 ₁₀		0 ₁₀	\$d	immediate	
Branch on Equal		BEQ		I.	4 ₁₀	rs	rt	offset	
Branch on Not Equal		BNE		1	5 ₁₀	rs	rt	offset	
Branch on Less Than or Equal to Zero				1	6 ₁₀	rs	010	offset	
Branch on Greater Than Zero				1	7 ₁₀	rs	010	offset	
Branch on Less Than Zero				I.	1 ₁₀	rs	0 ₁₀	offset	
Branch on Greater Than or Equal to Zero				1	1 ₁₀	rs	1 ₁₀	offset	
Branch on Less Than Zero and Link		BLTZAL	-	1	1 ₁₀	rs	16	offset	
Branch on Greater Than or Equal to Zero a	nd Link	BGEZA	L	1	110	rs	17	offset	

Instruction name	Mnemonic LB	Format	Encoding							
Load Byte			32 ₁₀	rs	rt	offset				
Load Halfword	LH	I	33 ₁₀	rs	rt	offset				
Load Word Left	LWL	I	34 ₁₀	rs	rt	offset				
Load Word	LW	I	35 ₁₀	rs	rt	offset				
Load Byte Unsigned	LBU	I	36 ₁₀	rs	rt	offset				
Load Halfword Unsigned	LHU	I	37 ₁₀	rs	rt	offset				
Load Word Right	LWR	I	38 ₁₀	rs	rt	offset				
Store Byte	SB	I	40 ₁₀	rs	rt	offset				
Store Halfword	SH	I	41 ₁₀	rs	rt	offset				
Store Word Left	SWL	I	42 ₁₀	rs	rt	offset				
Store Word	SW	I	43 ₁₀	rs	rt	offset				
Store Word Right	SWR	I	46 ₁₀	rs	rt	offset				



















Recap

- Talked about MIPS I-type instructions except for program flow control, like branch and jump instructions.
- Next class program flow instructions, Booth's multiplication algorithm.